

An Introduction to Graphics Processing Unit Architecture and Programming Models

Argonne Training Program on Exascale Computing

Tim Warburton

John K. Costain Faculty Chair in the College of Science Professor Of Mathematics and Affiliate Faculty in CMDA Virginia Tech























git clone https://github.com/tcew/ATPESC18

```
"To be ready for supercomputing ...
... you are going to need to know ...
OpenCL or CUDA for GPUs."
```

Tim Mattson. Intel.

... and what Tim's NVIDIA rant unintentionally reveals about coding @CPUs ...

Overview

Part 0: GPU Myths.

Part 1: NVIDIA Graphical Processing Unit

Part 2: Compute Unified Device Architecture (CUDA)

- NVIDIA's threaded offload programming model.
- Hands on: area of the Mandelbrot


Part 3: Interlude on <u>CUDA</u> optimization.

Part 4: Portable programming models:

- Open Computing Language (OpenCL)
- Open Concurrent Computing Abstraction (OCCA)


Part 5: Hands on flow simulation:

- Prep: find a png image with white background.
- Run GPU flow simulation using your image.
- Visualize your results as a movie.
- Enter competition.




My Research...


Goal: fast, scalable, flexible & accurate numerical PDE solvers adapted for modern many-core architectures.



Approximation Theory




Numerical Analysis



Numerical methods & Physical PDE Modeling




Accelerated Computing




High Performance Scalability

Some GPU Accelerated Apps...


We have developed accelerated solvers: seismic inversion, electromagnetics, fluid dynamics, gas dynamics, thermal therapy...
















Exascale Co-Design

The **Center for Efficient Exascale Discretizations (CEED)** is a co-design center within the U.S. Department of Energy (DOE) Exascale Computing Project (ECP) with the following goals:


- Help applications leverage future architectures by providing them with state-of-the-art discretization algorithms
 that better exploit the hardware and deliver a significant performance gain over conventional low-order
 methods.
- Collaborate with hardware vendors and software technologies projects to utilize and impact the upcoming exascale hardware and its software stack through CEED-developed proxies and miniapps.
- Provide an efficient and user-friendly unstructured PDE discretization component for the upcoming exascale software ecosystem.

CEED is a research partnership involving 30+ computational scientists from two DOE labs and five universities, including members of the Nek5000, MFEM, MAGMA, OCCA and PETSc projects. You can reach us by emailing ceed-users@llnl.gov or by leaving a comment in the CEED user forum.

The center's co-design efforts are organized in four interconnected R&D thrusts, focused on the following computational motifs and their performance on exascale hardware. See also our publications.

http://ceed.exascaleproject.org

libParanumal: GPU enabled solvers



https://github.com/paranumal/libparanumal

Resources: libParanumal release on 8.1.18




Web page: paranumal.com




PARALLEL NUMERICAL ALGORITHMS RESEARCH TEAM @VT paranumal@vt.edu Home Software Blog Publications Team Alums Rough-n-Ready Roofline: NVIDIA V100 Recent Posts February 8, 2018 | Tim Warburto Posting Pages @paranumal In this post we discuss rules of thumb for performance limiters when using shared memory in a NVIDIA V100 CUDA compute kernel. Rough-n-Ready The V100 16GB PCI-E card has Roofline: NVIDIA V100 1. Theoretical device memory bandwidth of 900GB/s. Using cudaMemopy we measure achievable memory bandwidth of 790GB/s. 2. Combined shared memory & L1 cache with which we guesstimate to have February 8, 2018 throughput: (SH + L1) GB/s = 80 (cores) x 32 (simd width) x 4 (word bytes) x 1.245 (base clock) ~= 12.748 TB/s Concurrent Cloud 3. Theoretical peak flops of 7TFLOPS/s (link) Computing: installing Putting these together we plot the following FP64 performance pyramid for the V100: February 6, 2018


Blog: paranumal.com/blog



BKs: github.com/kswirydo/CEED-Ax



Twitter: twitter.com/paranumal



VT INS2D+OCCA+Sub-cycling+AMG

Today: slides & repos

Slides

www.math.vt.edu/people/tcew/ATPESC18

Examples:

git clone https://github.com/tcew/ATPESC18

OCCA repo (0.2 branch version for this tutorial):


git clone https://github.com/libocca/occa -b 0.2

Part 0: GPU Reality Check

Myth #1: GPU 100x faster than CPU




NVIDIA P100: High Bandwidth Memory up to <u>732 GB/s</u>



Intel E7-8894 v4: 4 memory channels up to <u>85 GB/s</u> per socket

Myth #1: GPU 100x faster than CPU





NVIDIA V100 GPU: up to 900 GB/s (HBM2)



Intel Intel® Xeon® Platinum 8180 CPU: up to 119 GB/s bandwidth per socket

For well optimized bandwidth limited codes with more data than cache => one GPU is about 3.5x faster than a dual socket CPU.

https://ark.intel.com/products/96900/Intel-Xeon-Processor-E7-8894-v4-60M-Cache-2_40-GHz

Myth #2: GPUs are expensive





NVIDIA P100: ~\$5K

Intel E7-8894 v4: ~\$9K

Price estimates from http://www.anandtech.com/show/11121/intel-xeon-e7-8894-v4-cpu-24c-48t-9000-usd

Myth #2: GPUs are expensive






NVIDIA V100 GPU: \$7-12K each

Intel Intel® Xeon® Platinum 8180 CPU: ~\$10K per socket


Super ridiculous top end CPU

Price estimates from http://www.anandtech.com/show/11121/intel-xeon-e7-8894-v4-cpu-24c-48t-9000-usa

Myth 3: GPU & CPU are very different



NVIDIA P100: 56 "cores" with 4 32-way SIMT units



Intel E7-8894 v4: 24 hyper- threading cores with 256 bit AVX2 instructions

http://www.nvidia.com/object/tesla-p100.htm


https://ark.intel.com/products/96900/Intel-Xeon-Processor-E7-8894-v4-60M-Cache-2 40-GHz

Myth #4.0: OpenACC is magic



http://icons.iconarchive.com/icons/hadezign/hobbies/256/Magic-icon.png

Myth #4.1: CUDA is magic







http://icons.iconarchive.com/icons/hadezign/hobbies/256/Magic-icon.png

Reality Check

It takes more than 3 hours to master GPUs...

... but we can discuss some of the basics ...


... background to the Kokkos & Raja talks on easier GPU computing ...


... there are many web resources ...


... and nothing beats hands on.

Part 1: From CPU to GPU

CPU: architecture follows purpose








Original design goals for CPUs:

- Make single threads very fast.
 - Reduce latency through large caches.
 - Predict, speculate.


CPU: abstract modern architecture

Modern "CPU-Style" core design emphasizes individual thread performance.




Adapted from presentations by Andreas Klöckner and Kayvon Fatahalian

GPU: massively parallel processing



GPU: massively parallel compute




Design goals for GPUs:

- Throughput matters and single threads do not.
- Hide memory latency through parallelism.
- Let programmer deal with "raw" storage hierarchy.
- Avoid high frequency clock speed:
 - Desirable for portable devices, consoles, laptops...


GPU: early example


Die floorplan: AMD RV770 (2008) 55 nm, 800 SP simultaneous ops The majority of the silicon is devoted to computation



GPU: early example


Comparison of block diagram of vintage GPU and CPU






GPU: Maxwell architecture


NVIDIA Maxwell GM204 GPU



CPU v GPU: fundamental difference #1

Each CPU core executes scalar <u>or</u> vector operations. Each GPU core only executes vector instructions.






CPU: Single Instruction Multiple Data (SIMD) parallelism through ILP & vector execution units.


GPU: SIMD parallel execution of **all** operations

http://en.wikichip.org/wiki/intel/microarchitectures/skylake

CPU v GPU: fundamental difference #2

GPU cores are engineered to switch quickly between threads to recover stalls





Skylake core: 180 Integer registers and 168 floating point registers


Maxwell core: 16K registers

http://en.wikichip.org/wiki/intel/microarchitectures/skylake

GPU: summary of architecture

Summary of multi-level GPU parallel architecture


- A GPU has multiple cores and each core:
 - Has one (or more) wide SIMD vector units.
 - Wide SIMD vector units execute one instruction stream.
 - Has a pool of shared memory.
 - Shares a register file shared privately among all the ALUs.
 - Fast switches thread blocks to hide memory latency.
- Branching code ("ifs") involves partial serialization.
- Nice summary: http://yosefk.com/blog/simd-simt-smt-parallelism-in-nvidia-gpus.html



Part 2: NVIDIA GPUs Core Evolution

GPU: excess ALUs


Modern GPUs combine: multiple wide vector processing cores with local and global shared-memory



Each Fermi core (SM) has a SIMD clusters of 32 FPUs Data streams at ~50 GFLOAT/s and computes up to 1.4 TFLOP/s (SP)

GPU: Kepler GPU


GK110: 15 cores that cluster 192 FPU each.



Data streams at ~70 GFLOAT/s and peak 4+ TFLOP/s (SP)


GPU: Maxwell GPU

NVIDIA Maxwell GM204 GPU



GPU: Pascal GPU

Professional NVIDIA Pascal GP100 architecture with 60 cores using 16nm fab size





Consumer variants use GDDR5(x) memory with up to 480 GB/s bandwidth and up to 3584 ALUs with peak 10.1 TFLOP/s (SP) 0.3 TFLOP/s (DP)

GPU: Volta GPU

Professional NVIDIA Pascal GV100 architecture with 84 cores using 12nm fab size



HBM2 memory with **900 GB/s bandwidth** and 5376 ALUs with peak 15.7 TFLOP/s (SP) **7.8 TFLOP/s (DP)**



http://images.nvidia.com/content/volta-architecture/pdf/volta-architecture-whitepaper.pdf

GPU: trends in FPU Clusters

The FPU clusters ("core") in 4 NVIDIA generations

2007: G80

TPC (G80/G92)

Geometry Controller

SMC

Texture Units

Texture L1

SM

SP

SP

SP


SP

SM


SP

80

2008: Tesla



2010: Fermi



Q4 2012: Kepler GK110




Image sources: http://forum.beyond3d.com/showthread.php?t=58668&page=140, http://www.anandtech.com/show/2549/2, http://www.nvidia.com/content/PDF/kepler/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf

GPU: Kepler to Maxwell to Pascal


The FPU clusters ("core") in 3 recent NVIDIA processor architectures



http://www.ubergizmo.com/2014/02/nvidia-maxwell-gpu-for-geforce-cards/

GPU: Pascal to Volta

The FPU clusters ("core") in 2 latest NVIDIA processor FP64 heavy architectures






http://www.ubergizmo.com/2014/02/nvidia-maxwell-gpu-for-geforce-cards/


GPU: a decade of core architectures


In 10 years the NVIDIA core count & core architecture has scaled remarkably well ...



Blog: high-order FEM & HPC

Info on using NVIDIA V100 cloud instances/benchmarking/optimizing





Part 2b: GPU programming with CUDA Threading

Warped Terminology

CUDA


• Is laced (ahem) with terminology derived from weaving like "warp", "thread", "texture".



• We refer instead to a thread array and SIMD groups.

CUDA: compute unified device architecture

CUDA was released by NVIDIA in 2007.




CUDA: offload model

The programmer explicitly moves data between HOST and DEVICE

1. cudaMalloc: allocate memory for a DEVICE array

3. Queue kernel task on DEVICE



2. cudaMemcpy: copy data from HOST to DEVICE array

4. cudaMemcpy: copy data from DEVICE to HOST array

https://www.geforce.com/whats-new/articles/introducing-the-geforce-gtx-780

GPU: natural thread model

The GPU architecture admits a natural parallel threading model

- Programmer partitions a compute task into kernel code:
 - Programmer assigns kernel code to independent work-blocks:
 - Work-block assigned to a core with sufficient resources to process it:
 - Each core processes work-block kernel code with a work-group of "threads"
 - The work-group is batch processed in sub-groups of SIMD* work-items.
 - Each work-item processed by a "thread" passing through a SIMD lane.
 - A stalling SIMD group of "threads" is idled until it can continue.
 - "Threads" in a work-group can collaborate through shared memory.
 - The work-block stays resident until completed by core (using resources).
 - Main assumption: same instructions for independent work-groups.

CUDA: example HOST code

Overview of C-like CUDA code that runs on the HOST:

```
#include "cuda.h"
                                                               simpleKernel.cu
int main(int argc,char **argv){
    int N = 3789; // size of array for this DEMO
    float *d_a; // Allocate DEVICE array
    cudaMalloc((void**) &d_a, N*sizeof(float));
    int B = 512;
    dim3 dimBlock(B,1,1); // 512 threads per thread-block
    dim3 dimGrid((N+B-1)/B, 1, 1); // Enough thread-blocks to cover N
    // Oueue kernel on DEVICE
    simpleKernel <<< dimGrid, dimBlock >>> (N, d_a);
    // HOST array
    float *h_a = (float*) calloc(N, sizeof(float));
    // Transfer result from DEVICE array to HOST array
    cudaMemcpy(h_a, d_a, N*sizeof(float), cudaMemcpyDeviceToHost);
    // Print out result from HOST array
    for(int n=0; n< N; ++n) printf("h_a[%d] = %f\n", n, h_a[n]);
```

CUDA: host code

Overview of C-like HOST code for a simple *kernel* that fills a vector of length N

1. Allocate array space on DEVICE:

```
float *d_a; // Allocate DEVICE array (pointers used as array handles)
cudaMalloc((void**) &d_a, N*sizeof(float));
```

2. Design thread-array:

```
dim3 dimBlock(512,1,1);  // 512 threads per thread-block
dim3 dimGrid((N+511)/512, 1, 1); // Enough thread-blocks to cover N
```

3. Queue compute task on DEVICE:

```
// specify number of threads with <<< block count, thread count >>>
simpleKernel <<< dimGrid, dimBlock >>> (N, d_a);
```

4. Copy results from DEVICE to HOST:

```
float *h_a = (float*) calloc(N, sizeof(float));
cudaMemcpy(h_a, d_a, N*sizeof(float), cudaMemcpyDeviceToHost)
```

CUDA: motivating serial function


Before jumping into how to write a CUDA kernel we consider first a serial function that fills an array with entries 0:N-1

```
void serialSimpleKernel(int N, float *d_a){
  for(n=0;n<N;++n){ // loop over N entries
   d_a[n] = n;
  }
}</pre>
```

CUDA: motivating serial function

Consider the case with N=20 - then break the for loop into independent tiles:

```
void serialSimpleKernel(int N, float *d_a){
  for(n=0;n<N;++n){ // loop over N entries
   d_a[n] = n;
  }
}</pre>
```



CUDA: serial function with loop tiling


We tile the n-loop into equal sized tiles (here tile size is blockDim)

```
void tiledSerialSimpleKernel(int N, float *d_a){
  for(int b=0;b<gridDim;++b){ // loop over blocks

  for(int t=0;t<blockDim;++t){// loop inside block

    // Convert thread and thread-block indices into array index
    const int n = t + b*blockDim;

    // If index is in [0,N-1] add entries
    if(n<N) // guard against an inexact tiling
        d_a[n] = n;
    }
}</pre>
```



CUDA: tiled serial function

We rename variables to conform with CUDA naming convention. dim3 type intrinsic variables: threadIdx, blockDim, blockIdx, gridDim

Key observation: the body of the tiled loop can now be mapped to a thread.

CUDA: multi-dimensional thread rank

Each thread can determine its (multi-dimensional) rank with respect to both its rank in the thread-block and the rank of the thread-block itself.

	Intrinsic variables							
Description	Fastest index		Slowest index					
Thread indices in thread-block	threadIdx.x	threadIdx.y	threadIdx.z					
Dimensions of thread-block	blockDim.x	blockDim.y	blockDim.z					
Block indices.	blockldx.x	blockldx.y	blockldx.z *					
Dimensions of grid of thread-blocks	gridDim.x	gridDim.y	gridDim.z *					

Remember: we can identify task parallelism by associating tasks with combination of thread-index and block-index.

CUDA: limitations

The CUDA compute capability evolves with ongoing NVIDIA GPU hardware revisions.

Technical specifications		Compute capability (version)								
		1.1	1.2	1.3	2.x	3.0 3.5		5.0		
Maximum dimensionality of grid of thread blocks		2				3				
Maximum x-, y-, or z-dimension of a grid of thread blocks	65535				231-1					
Maximum dimensionality of thread block		3								
Maximum x- or y-dimension of a block		512				1024				
Maximum z-dimension of a block	64									
Maximum number of threads per block	512				1024					
Warp size		32								
Maximum number of resident blocks per multiprocessor		8				16 32		32		
Maximum number of resident warps per multiprocessor	24		32		48	64				
Maximum number of resident threads per multiprocessor	76	88	1024		1536	2048				
Number of 32-bit registers per multiprocessor	8	K	16 K		32 K	64 K				
Maximum number of 32-bit registers per thread	128			63 255						
Maximum amount of shared memory per multiprocessor	16 KB			48 KB		64 KB				
Number of shared memory banks		16				32				

CUDA: tiled serial function

We rename variables to conform with CUDA naming convention. dim3 type intrinsic variables: threadIdx, blockDim, blockIdx, gridDim

Key observation: the body of the tiled loop can now be mapped to a thread.

CUDA: simple array operation kernel

```
// HOST code to queue kernel
simpleKernel <<< dimGrid, dimBlock >>> (N, d_a);
```

```
__global___void simpleKernel(int N, float *d_a){

__global___void simpleKernel(int N, float *d_a
```

Key observation: the loops are implicitly executed by thread parallelism and *do not* appear in the CUDA kernel code.

Code Along: CUDA Hello World


$$c_n = a_n + b_n$$
 for $n = 0,...,N-1$

CUDA: offload model

The programmer explicitly moves data between HOST and DEVICE

1. cudaMalloc: allocate memory for a DEVICE array

3. Queue kernel task on DEVICE



2. cudaMemcpy: copy data from HOST to DEVICE array

4. cudaMemcpy: copy data from DEVICE to HOST array

https://www.geforce.com/whats-new/articles/introducing-the-geforce-gtx-780

Code Along: diving straight into CUDA

Code along demo:

CUDA code to add two vectors together from scratch !!!

You can find a pre-made version here:

https://github.com/tcew/ATPESC18/tree/master/examples/cuda/addVectors

Wacky CUDA syntax used:

Thread rank and size info: threadIdx.x, blockIdx.x, blockDim.x

DEVICE function (kernel) annotation: __global__

Allocating/freeing a DEVICE array: cudaMalloc, cudaFree

Copy data between DEVICE and HOST: cudaMemcpy

Copy direction: cudaMemcpyHostToDevice and

cudaMemcpyDeviceToHost

Kernel launch: addVectorsKernel <<< dimGrid, dimBlock >>> (N, d_a, d_b, d_c);

Hands On #0: reverse an array in CUDA

Adapt the CUDA code to reverse the entries in an array:

$$b_n = a_{(N-1-n)}$$
 for $n = 0,...,N-1$

Start with your code along code, or use the pre-baked version:

https://github.com/tcew/ATPESC18/tree/master/examples/cuda/addVectors

Things to pay attention to:

- 1. Make sure you copy back the correct CUDA DEVICE array to the HOST.
- 2. How many threads should you use to avoid read-write race conflicts?
- 3. Change the number of threads.
- 4. Print the whole b array after the kernel.

10 minutes...

Hands On #1: compiling/running CUDA

This example requires CUDA GPU, drivers, and SDK is installed.

```
cooley_alcf_anl_gov: make sure _soft_cooley includes and resoft
+mvapich2
+cuda-7.5.18
+ffmpeg-1.0.1
@default
```

```
# clone the examples on the login node:
git clone https://github.com/tcew/ATPESC18

# if you haven't already done so, queue an interactive job request:
qsub -A ATPESC2018 -I -n 1 -t 120 -q training

# find the source
cd ATPESC18/examples/cuda/simple

# compile on node with the NVIDIA CUDA compiler (nvcc) installed
nvcc -o simple simple.cu

# run on node with the NVIDIA CUDA runtime libraries installed
./simple
```

CUDA: multi-dimensional tiled serial function

CUDA supports up to 3 nested outer "block" loops, with a sequence of 3 nested inner "thread" loops

```
void tiledSerialMultidKernel(int N, float *d_a){
 for(blockIdx.z=0;blockId.z<gridDim.z;++blockIdx.z){      // loop over z-blocks</pre>
   for(blockIdx.y=0;blockId.y<gridDim.y;++blockIdx.y){  // loop over y-blocks</pre>
     for(blockIdx.x=0;blockId.x<gridDim.x;++blockIdx.x){ // loop over x-blocks</pre>
       // loop over thread indices in thread-block
       for(threadIdx.z=0;threadIdx.y<blockDim.z;++threadIdx.z){</pre>
         for(threadIdx.y=0;threadIdx.z<blockDim.y;++threadIdx.y){</pre>
           for(threadIdx.x=0;threadIdx.x<blockDim.x;++threadIdx.x){</pre>
             // Convert thread and thread-block indices into array index
             const int nx = threadIdx.x + blockDim.x*blockIdx.x;
             const int ny = threadIdx.y + blockDim.y*blockIdx.y;
             const int nz = threadIdx.z + blockDim.z*blockIdx.z;
             // Perform action based on thread-ranks
 }}}}}
```

CUDA: multi-d array operation kernel

```
// HOST code to queue kernel
dim3 dimGrid(GX,GY,GZ), dimBlock(BX,BY, BZ);
multidKernel <<< dimGrid, dimBlock >>> (N, d_a);
```

```
__global__ void multidKernel(int N, float *d_a){

// Convert thread and thread-block indices into array index const int nx = threadIdx.x + blockDim.x*blockIdx.x; const int ny = threadIdx.y + blockDim.y*blockIdx.y; const int nz = threadIdx.z + blockDim.z*blockIdx.z;

operations based on thread ranks;

}
```

Key observation: the loops are implicitly executed by thread parallelism and *do not* appear in the CUDA kernel code.

We consider a more substantial example: solving the Poisson problem.

Elliptic Poisson problem:


$$\frac{\partial^2 u}{\partial x^2} + \frac{\partial^2 u}{\partial y^2} = f(x, y) \text{ in } \Omega = [-1, 1] \times [-1, 1]$$

$$u = 0 \text{ on } \partial \Omega$$

Elliptic Poisson problem:

$$\frac{\partial^2 u}{\partial x^2} + \frac{\partial^2 u}{\partial y^2} = f(x, y) \text{ in } \Omega = [-1, 1] \times [-1, 1]$$

$$u = 0 \text{ on } \partial \Omega$$



First step discretize the equations into a set of linear constraints.


Elliptic Poisson problem:

$$\frac{\partial^2 u}{\partial x^2} + \frac{\partial^2 u}{\partial y^2} = f(x, y)$$

$$u = 0 \text{ on } \delta$$

Discrete Poisson problem (assumir

$$\left(\frac{u_{j(i+1)} - 2u_{ji} + u_{j(i-1)}}{\delta^2}\right) + \left(\frac{u_{(j+1)i} - 2u_{ji}}{\delta^2}\right)$$



CUDA: discrete elliptic example

We solve the linear system for the unknowns using the stationary iterative Jacobi method

Discrete Poisson problem (assuming Cartesian grid):

$$\left(\frac{u_{j(i+1)} - 2u_{ji} + u_{j(i-1)}}{\delta^2}\right) + \left(\frac{u_{(j+1)i} - 2u_{ji} + u_{(j-1)i}}{\delta^2}\right) = f_{ji} \text{ for } i, j = 1, ..., N$$

$$u_{ji} = 0 \text{ for } i = 0, N+1 \text{ or } j = 0, N+1$$

Jacobi iteration for discrete Poisson problem:

$$\left(\frac{u_{j(i+1)}^{k} - 2u_{ji}^{k+1} + u_{j(i-1)}^{k}}{\delta^{2}}\right) + \left(\frac{u_{(j+1)i}^{k} - 2u_{ji}^{k+1} + u_{(j-1)i}^{k}}{\delta^{2}}\right) = f_{ji} \text{ for } i, j = 1, ..., N$$

$$u_{ji} = 0 \text{ for } i = 0, N+1 \text{ or } j = 0, N+1$$

Rearranging we are left with a simple five point recurrence:

Jacobi iteration for discrete Poisson problem:

$$\left(\frac{u_{j(i+1)}^{k} - 2u_{ji}^{k+1} + u_{j(i-1)}^{k}}{\delta^{2}}\right) + \left(\frac{u_{(j+1)i}^{k} - 2u_{ji}^{k+1} + u_{(j-1)i}^{k}}{\delta^{2}}\right) = f_{ji} \text{ for } i, j = 1, ..., N$$

$$u_{ji} = 0 \text{ for } i = 0, N+1 \text{ or } j = 0, N+1$$

Iterate:

$$u_{ji}^{k+1} = \frac{1}{4} \left(-\delta^2 f_{ji} + u_{(j+1)i}^k + u_{(j-1)i}^k + u_{j(i+1)}^k + u_{j(i-1)}^k \right) \text{ for } i, j = 1, ..., N$$

while:


$$\varepsilon := \sqrt{\sum_{i=1}^{i=N} \sum_{j=1}^{j=N} \left(u_{ji}^{k+1} - u_{ji}^{k} \right)^2} > tol$$

CUDA: parallelism for solver example

For the iterate step we note: each node can update independently for maximum parallelism.

Iterate:

$$u_{ji}^{k+1} = \frac{1}{4} \left(-\delta^2 f_{ji} + u_{(j+1)i}^k + u_{(j-1)i}^k + u_{j(i+1)}^k + u_{j(i-1)}^k \right) \text{ for } i, j = 1, ..., N$$



CUDA: serial Jacobi iteration

The explicit serial loop structure for the Jacobi iteration shows no loop carry dependence:

Iterate:

$$u_{ji}^{k+1} = \frac{1}{4} \left(-\delta^2 f_{ji} + u_{(j+1)i}^k + u_{(j-1)i}^k + u_{j(i+1)}^k + u_{j(i-1)}^k \right) \text{ for } i, j = 1, ..., N$$

Note: we use an NxN array of threads and change leave the edge nodes unchanged.

CUDA: parallel Jacobi iteration

For CUDA: each thread can update a node independently for maximum parallelism.

Iterate:

$$u_{ji}^{k+1} = \frac{1}{4} \left(-\delta^2 f_{ji} + u_{(j+1)i}^k + u_{(j-1)i}^k + u_{j(i+1)}^k + u_{j(i-1)}^k \right) \text{ for } i, j = 1, ..., N$$

```
CUDA kernel:
__global__ void jacobi(const int N,
                       const datafloat *rhs,
                       const datafloat *u,
                       datafloat *newu){
 // Get thread indices
  const int i = blockIdx.x*blockDim.x + threadIdx.x;
  const int j = blockIdx.y*blockDim.y + threadIdx.y;
 // Check that this is a legal node
if((i < N) \&\& (j < N)){
   // Get linear index onto (N+2)x(N+2) grid
   const int id = (i + 1)*(N + 2) + (i + 1);
    newu[id] = 0.25f*(rhs[id])
                      + u[id - (N+2)]
                      + u[id + (N+2)]
                      + u[id - 1]
                      + u[id + 1]);
```

Note: we use an NxN array of threads and leave the edge nodes unchanged.

CUDA: parallelism for solver reduction

To make this more parallel we need to split the termination into CUDA thread-blocks:

Reduction:

$$\varepsilon \coloneqq \sum_{i=0}^{i=N-1} v_i$$

Block reduction (B blocks)

$$\varepsilon \coloneqq \sum_{b=0}^{b=B-1} \left(\sum_{i=0}^{i=T-1} v_{i+bT} \right)$$

$$B \coloneqq \frac{N}{T}$$

CUDA: parallel reduction

Standard tree reduction at the thread-block level!!

```
CUDA partial reduction kernel:
__global__ void partialReduceResidual(const int entries,
                                      datafloat *u,
                                      datafloat *newu,
                                      datafloat *blocksum){
   shared datafloat s blocksum[BDIM];
  const int id = blockIdx.x*blockDim.x + threadIdx.x;
 s_blocksum[threadIdx.x] = 0;
 if(id < entries){</pre>
    const datafloat diff = u[id] - newu[id];
    s blocksum[threadIdx.x] = diff*diff;
 int alive = blockDim.x;
 int t = threadIdx.x;
 while(alive>1){
     _syncthreads(); // barrier (make sure s_blocksum is ready)
    alive /= 2; // reduce active threads
    if(t < alive) s blocksum[t] += s blocksum[t+alive];</pre>
  if(t==0)
    blocksum[blockIdx.x] = s blocksum[0];
```

Step Thread	0	1	2	3	4	5	6
0	1	1+7	8	8+11	19	19+17	36
1	3	3+8	11	11+6	17		
2	5	5+6	11				
3	2	2+4	6				
4	7						
5	8						
6	6						
7	4						

Target: $\sum_{i=0}^{i=T-1} v$

CUDA: parallel reduction

Standard tree reduction at the thread-block level!!


```
CUDA partial reduction kernel:
__global__ void partialReduceResidual(const int entries,
                                      datafloat *u,
                                      datafloat *newu.
                                      datafloat *blocksum){
  shared datafloat s blocksum[BDIM];
 const int id = blockIdx.x*blockDim.x + threadIdx.x;
 s_blocksum[threadIdx.x] = 0;
  if(id < entries){</pre>
    const datafloat diff = u[id] - newu[id];
    s blocksum[threadIdx.x] = diff*diff;
 int alive = blockDim.x;
 int t = threadIdx.x;
 while(alive>1){
    __syncthreads(); // barrier (make sure s_blocksum is ready)
    alive /= 2; // reduce active threads
    if(t < alive) s blocksum[t] += s blocksum[t+alive];</pre>
  if(t==0)
    blocksum[blockIdx.x] = s blocksum[0];
```

Step Thread	0	1	2	3	4	5	6
0	1	1+7	8	8+11	19	19+17	36
1	3	3+8	11	11+6	17		
2	5	5+6	11				
3	2	2+4	6				
4	7						
5	8						
6	6						
7	4						

Target: $\sum_{i=0}^{i=T-1} v$

CUDA: parallel reduction

Source



Hands On #2: CUDA Mandelbrot Area

Converting the Mandelbrot example from Tim Mattson's talk to CUDA.

```
#1. Retrieve the files:
git clone https://github.com/tcew/ATPESC18
#2. Complete the skeleton code
ATPESC18/handsOn/mandelbrot/mandelbrot.cu
[ Do things labelled TASK, don't touch things marked FREEBIE ]
#3. Hints:
To compile (on cooley.alcf.anl.gov):
  nvcc -arch=sm 30 -o mandelbrot mandelbrot.cu -lm
To run (on a cooley compute node):
  ./mandelbrot
Useful CUDA keywords (google for details):
thread rank: threadldx.x, threadldx.y, blockldx.x, blockldx.y, blockDim
keywords: __device__, __global__
```

Part 3: Interlude on CUDA performance

Classic Definition of "Supercomputer"

This is a well known definition of a "supercomputer"

"A supercomputer is a device for turning compute-bound problems into I/O-bound problems."

Ken Batcher*

... Another Cool Quote...

In much the same vain...

"Arithmetic is cheap, bandwidth is money, latency is physics."

Mark Hoemmen*

NVIDIA can be viewed as a company that sells expensive GDDR memory.

CUDA: memory options

The different memory spaces on the GPU have different characteristics

Memory	Location	Latency	Cached	Access	Scope	Lifetime
Register	On-chip	1	N/A	Read/write	One thread	Thread
Local	Off-chip	1000	No	Read/write	One thread	Thread
Shared	On-chip	2	N/A	Read/write	All threads in a block	Block
Global	Off-chip	1000	Yes*	Read/write	All threads & host	Application
Constant	Off-chip	1-1000	Yes	Read	All threads & host	Application
Texture	Off-chip	1000	Yes	Read	All threads in a block	Application
Read-only Cache	On-chip	Low	Yes	Read/write	?	?


CUDA: limitations

Recall the table showing that CUDA compute capabilities have evolved over time

Technical enecifications		Compute capability (version)						
Technical specifications	1.0	1.1	1.2	1.3	2.x	3.0 3.5	5.0	
Maximum dimensionality of grid of thread blocks	2 3							
Maximum x-, y-, or z-dimension of a grid of thread blocks			65535			2 ³¹⁻¹		
Maximum dimensionality of thread block				3				
Maximum x- or y-dimension of a block		5	12			1024		
Maximum z-dimension of a block	64							
Maximum number of threads per block	512				1024			
Warp size	32							
Maximum number of resident blocks per multiprocessor	8				16	32		
Maximum number of resident warps per multiprocessor	2	4		32	48 64			
Maximum number of resident threads per multiprocessor	76	88	1	024	1536	2048		
Number of 32-bit registers per multiprocessor	8 K 16 K		32 K	64 K				
Maximum number of 32-bit registers per thread	128			63 255				
Maximum amount of shared memory per multiprocessor	16 KB 48			48 KB	64 KB			
Number of shared memory banks	16 32			32				

CUDA: occupancy calculator

The amount of register space is highly constrained: kernels with high register count will have low occupancy




CUDA Occupancy Calculator: (download) spreadsheet tallies up register count, shared memory count, and thread count per thread-block to estimate how many thread-blocks can be resident.

CUDA: shared memory banks


Shared memory is organized as interwoven "memory banks" with separate managers. A shared memory array spans up to 32 independent memory banks.

		Sh	ared	Mem	ory: ı	mem	ory s	pace	orga	ınizat	ion
	Bank 31	31	63	95							
	Bank 30	30	62	94							
gers	:	:	:	:							
Shared memory managers	Bank 5	5	37	69							
nory I	Bank 4	4	36	68							
d mer	Bank 3	3	35	67							
share	Bank 2	2	34	66							
_ 0)-	Bank 1	1	33	65							
	Bank 0	0	32	64	128						


CUDA: shared memory banks




CUDA: shared memory banks



CUDA: shared memory broadcast



CUDA: shared memory broadcast




CUDA: accessing device memory

High end NVIDIA GPUs either have 256 or 384 bit wide memory bus to device memory






- 1. GPU has a "coalescer" that collects DRAM memory requests.
- 2. The coalescer efficiently streams contiguous, aligned blocks of memory by avoiding repeated address setup.
- 3. The GPU bus to DRAM consists of 6x 64 bit busses.
- 4. Each bus has an independent memory controller.



CPU Optimization Techniques


Cache

Data loaded into cache from aligned contiguous blocks (cache lines)



Vectorization


- Use large registers instructions to perform operations in parallel.
- Also uses continuous load instructions to vectorize efficiently.




CPU Optimization Techniques

Multithreading


Threads capable of fully parallelizing generic instructions (ignoring bandwidth).



Perfect scaling ... without barriers, joins, or other types of thread-dependencies.




SIMD Lanes



GPU Optimization Techniques

GPU Architecture


- Independent work-groups are launched.
- Work-groups contain groups of work-items, "parallel" threads.



GPU Optimization Techniques

Work-groups


- Groups of work-items.
- No communication between work-groups.
- Designed for independent group parallelism.
- Avoid inter-block synchronization (deadlocks).
- Avoid data race dependencies between blocks.



Work-items

 Work-items are executed in parallel, able to barrier and share data using shared memory (& CUDA's shuffle).

Avoid data race dependencies between work-items.




David S Medina 92

GPU Optimization Techniques


Parallel Work-item Execution

- Work-items are launched in subsets of 32 or 64.
- Each set of work-items execute same instructions.
- No parallel branching (in the subset).




Data Transfer

- Low individual bandwidth and high latency.
- Coalesced memory access on contiguous and aligned work-items.




David S Medina 9

CPU & GPU Similarities




Part 4: Portable programming models

RIP: Blinky 01/15/14-08/03/15




Many-core: fragmentation

Zoo of competing architectures and programming models (with vendor bias)



Part 4a: Open Compute Language (OpenCL)

OpenCL: standards committee



Quick-reference-card for OpenCL 2.0: (link)

OpenCL: standard for multicore

OpenCL allows us to write cross platform code (customization need for best performance)














OpenCL: who?

OpenCL Working Group

- Diverse industry participation
 - Processor vendors, system OEMs, middleware vendors, application developers
- Many industry-leading experts involved in OpenCL's design
 - A healthy diversity of industry perspectives
- Apple made initial proposal and is very active in the working group
 - Serving as specification editor
































































© Copyright Khronos Group, 2010 - Page 4

OpenCL: why?



© Copyright Khronos Group, 2010 - Page 3


OpenCL: why?

It's a Heterogeneous World

A modern platform Includes:

- One or more CPUs
- One or more GPUs
- DSP processors
- ... other?

OpenCL lets Programmers write a single portable program that uses ALL resources in the heterogeneous platform




GMCH = graphics memory control hub ICH = Input/output control hub

© Copyright Khronos Group, 2010 - Page 9

OpenCL: when?

CUDA and OpenCL are competing standards for GPGPU programming



1

GPGPU "quiet time"

OpenCL: terminology?

CUDA	OpenCL			
Kernel	Kernel			
Host program	Host program			
Thread	Work item			
Thread block	Work group			
Grid	NDRange (index space)			

OpenCL: thread indexing

Cl	JDA	OpenCL			
Local	indices:	Local indices:			
threadIdx.x	threadIdx.y	get_local_id(0)	get_local_id(1)		
Global	indices:	Globa	l indices:		
blockldx.x*blockDim. x + threadldx.x	blockIdx.y*blockDim.y + threadIdx.y	get_global_id(0)	get_global_id(1)		

OpenCL: thread array dimensions


CUDA	OpenCL		
gridDim.x	get_num_groups(0)		
blockldx.x	get_group_id(0)		
blockDim.x	get_local_size(0)		
gridDim.x*blockDim.	get_global_size(0)		

OpenCL: kernel language qualifiers


CUDA	OpenCL			
global function	kernel function			
device function	function			
constant variable	constant variable			
device variable	global variable			
shared variable	local variable			

OpenCL: memory model

Again, the memory model for CUDA and OpenCL are very similar



CUDA



OpenCL Image system not shown AMD OpenCL slides

OpenCL: setting up a DEVICE

OpenCL is very flexible, allowing simultaneous heterogeneous computing with possibly multiple implementations, command queues, & devices in one system [CPU+GPUs]

To set up a device:

- 1. Choose platform (implementation of OpenCL) from list of platforms:
 - clGetPlatformIDs
- 2. Choose device on that platform (for instance a specific CPU or GPU):
 - clGetDeviceIDs
- 3. Create a context on the device (manager for tasks):
 - clCreateContext
- 4. Create command queue on a context on the chosen device:
 - clCreateCommandQueue

OpenCL: HOST code API headers

The include files ...

CUDA

#include <cuda.h>

OpenCL

```
#ifdef __APPLE__
#include <OpenCL/opencl.h>
#else
#include <CL/cl.h>
#endif
```

OpenCL: setting up a platform

For flexibility we first have to choose the OpenCL "platform"

```
#include <cuda.h>
int main()
{
// nothing special to do (really only one CUDA platform)
```

```
""
cl_platform_id platforms[100];
cl_uint platforms_n;

/* get list of platforms(platform == OpenCL implementation) */
clGetPlatformIDs(100, platforms, &platforms_n);
""
```

OpenCL: choosing a device

Next we choose a device supported by the platform.

```
...
int dev = 0;
cudaSetDevice(dev);
...
```

```
cl_device_id devices[100];
cl_uint ndevices;

clGetDeviceIDs(platforms[plat],CL_DEVICE_TYPE_ALL, 100, devices, &ndevices);

if(dev>=ndevices){ printf("invalid device\n"); exit(0); }

// choose user specified device
cl_device_id device = devices[dev];
...
```

OpenCL: setting up a context

Next we choose a context (manager) for the chosen device.

```
...
// nada
...
```

OpenCL: setting up a common queue

Next we choose a context (manager) for the chosen device.

```
...
// not necessary although you may wish to use cudaStreamCreate
...
```

```
// make compute context on device (pfn_notify is an error callback function)
cl_command_queue queue =
  clCreateCommandQueue(context, device, CL_QUEUE_PROFILING_ENABLE, &err);
```

OpenCL: compiling a DEVICE kernel

Since the platform+device+context is chosen at runtime it is customary to build compute kernels at runtime.

To set up a kernel on a DEVICE:

- 1. Represent kernel source code as a C character array:
- 2. Create a "program" from the source code:
 - clCreateProgramWithSource
- 3. Compile and build the "program":
 - clBuildProgram
- 4. Check for compilation errors:
 - clGetProgramBuildInfo
- 5. Build executable kernel:
 - clCreateKernel

OpenCL: building a kernel

We now need to build the kernel [some steps skipped for brevity]

```
...
// not necessary
// nvcc compiles the kernel code when you compile the executable
...
```

OpenCL: are we there yet?

Unbelievably no.

To execute the kernel:

- 1. Just like CUDA we need to allocate storage on the DEVICE:
 - clCreateBuffer
- 2. We need to add the input arguments one at a time to the kernel:
 - clSetKernelArg
- 3. Specify the local work-group size and global thread array sizes.
- 4. Queue the kernel
 - clEnqueueNDRangeKernel
- 5. Wait for the kernel to finish:
 - clFinish

OpenCL: thanks for the memory

We next allocate array space on the DEVICE:

```
int N = 100; /* vector size */
/* size of array */
size_t sz = N*sizeof(float);
float *d_a; // CUDA uses pointer for array handles
cudaMalloc((void**) &d_a, N*sizeof(float));
```

OpenCL: kernel good to go?

Not quite: we now need to specify each kernel argument one by one.

OpenCL: simple kernel example

The kernel programming languages are similar:

CUDA

OpenCL

OpenCL: summary

OpenCL seems to be a panacea: it works on everything...

- OpenCL has a bit of a bad reputation:
 - CUDA has a richer ecosystem of tools & libraries.
 - CUDA has more extensive documentation and tutorials.
 - Platform/device/context/queue complexity.
 - Competing vendor priorities.
 - The vendors offer differing levels of support.
 - OpenCL:Intel:CPU vectorization is flaky.
 - OpenCL:OS X:CPU limited work-items per work-group
 - OpenCL:NVIDIA:GPU trails CUDA in performance.
 - Rumors constantly circulate about EOL.
- On the other hand:
 - Runtime compilation adds several optimization opportunities without templating.
 - OpenCL is library based, so no special compilers are required.
 - Vendor independence is important.

OpenCL: comparing Jacobi kernels

Recalling the Poisson example: side by side comparison of serial v. CUDA v. OpenCL kernel

```
Iterate: u_{ji}^{k+1} = \frac{1}{4} \left( -\delta^2 f_{ji} + u_{(j+1)i}^k + u_{(j-1)i}^k + u_{j(i+1)}^k + u_{j(i-1)}^k \right) \text{ for } i, j = 1, ..., N
```

Serial kernel:

CUDA kernel:

```
_global__ void jacobi(const int N,
                      const double *rhs,
                      const double *u,
                      double *newu){
 // Get thread indices
 const int i = blockIdx.x*blockDim.x + threadIdx.x;
 const int j = blockIdx.y*blockDim.y + threadIdx.y;
// Check that this is a legal node
if((i < N) && (j < N)){
   // Get linear index onto (N+2)x(N+2) grid
   const int id = (i + 1)*(N + 2) + (i + 1);
   newu[id] = 0.25f*(rhs[id])
                     + u[id - (N+2)]
                     + u[id + (N+2)]
                     + u[id - 1]
                     + u[id + 1]);
```

OpenCL kernel:

OpenCL: comparing Jacobi kernels

Recalling the Poisson example: side by side comparison of serial v. CUDA v. OpenCL kernel

```
Iterate: u_{ji}^{k+1} = \frac{1}{4} \left( -\delta^2 f_{ji} + u_{(j+1)i}^k + u_{(j-1)i}^k + u_{j(i+1)}^k + u_{j(i-1)}^k \right) \text{ for } i, j = 1, ..., N
```

Serial kernel:

CUDA kernel:

```
__global__ void jacobi(const int N,
                      const double *rhs,
                       const double *u,
                      double *newu){
 // Get thread indices
 const int i = blockIdx.x*blockDim.x + threadIdx.x;
 const int j = blockIdx.y*blockDim.y + threadIdx.y;
// Check that this is a legal node
if((i < N) && (j < N)){
   // Get linear index onto (N+2)x(N+2) grid
   const int id = (i + 1)*(N + 2) + (i + 1);
   newu[id] = 0.25f*(rhs[id])
                     + u[id - (N+2)]
                     + u[id + (N+2)]
                     + u[id - 1]
                     + u[id + 1]);
```

OpenCL kernel:

OpenCL: partial reduction

Standard tree reduction at the thread-block level!!

CUDA partial reduction kernel:

```
__global__ void partialReduceResidual(const int entries,
                                       double *u,
                                      double *newu,
                                      double *blocksum){
  __shared__ double s_blocksum[BDIM];
 const int id = blockIdx.x*blockDim.x + threadIdx.x;
 int alive = blockDim.x;
 int t = threadIdx.x;
 s_blocksum[threadIdx.x] = 0;
 if(id < entries){</pre>
   const double diff = u[id] - newu[id];
   s_blocksum[threadIdx.x] = diff*diff;
 while(alive>1){
   __syncthreads(); // barrier (make sure s_blocksum is ready)
   if(t < alive) s_blocksum[t] += s_blocksum[t+alive];</pre>
   blocksum[blockIdx.x] = s blocksum[0];
```


OpenCL partial reduction kernel:

```
_kernel void partialReduce( const int entries,
                     ?? const double *u,
                     ?? const double *newu,
                     ?? double *blocksum){
__local double s_blocksum[BDIM];
 const int id = get global id();
int alive = ??;
int t = ??;
 s_blocksum[t] = 0;
 // load global data into local memory if in range
if(id < entries){</pre>
  const double diff = u[id] - newu[id];
  s_blocksum[t] = diff*diff;
while(alive>1){
  barrier(CLK_LOCAL_MEMFENCE); // barrier (make sure s_blocksum is ready)
  alive /= 2;
  if(t < alive) s_blocksum[t] += s_blocksum[t+alive];</pre>
if(t==0)
   blocksum[get group id(0)] = s blocksum[0];
```

Part 4b: Portability alternatives to OpenCL


Many-core: updates

There are additional options



Many-core: porting from CUDA

Existing CUDA code can be ported to other frameworks.



Portability Approaches: directives

Directive approach

- Use of optional [#pragma]'s to give compiler transformation hints
- Aims for portability, performance and programmability



- Introduced for accelerator support through directives (2012)
- Compilers with OpenACC support:
 - gcc 6.1 (https://gcc.gnu.org/wiki/OpenACC), OpenACC toolkit (https://developer.nvidia.com/openacc), omni-compiler (http://omni-compiler.org)



- OpenMP has been around for a while (1997)
- OpenMP 4.0 specifications (2013) includes accelerator support

```
#pragma omp target teams distribute parallel for
for(int i = 0; i < N; ++i){
   y[i] = a*x[i] + y[i];
}</pre>
```

Portability: directives & data movement


Directive approach

- Not centralized anymore due to the offload model
- OpenACC and OpenMP begin to resemble an API rather than code decorations

```
OpenACC
       double a[100];
       #pragma acc enter data copyin(a)
       // OpenACC code
       #pragma acc exit data copyout(a)
OpenACC
     class Matrix {
        double *v;
        int len
       Matrix(int n) {
          len = n;
          v = new double[len];
          #pragma acc enter data create(v[0:len])
        ~Matrix() {
          #pragma acc exit data delete(v[0:len])
          delete[] v;
```

Portability: ease of use

My opinion on "Maturity" balanced against "Ease of use" for portable many-core programming



Ease of use

Step Back: MPI + X?

Which "X" is going to dominate on-node threaded computing?

MPI +

MPI + OpenMP MPI + pThreads

MPI + CUDA

MPI + OpenCL


MPI + OpenACC

MPI + TBB MPI + Cilk Plus

MPI +

Part 4c: OCCA Open Concurrent Compute Abstraction

OCCA: easy portability



What is OCCA?

In a nutshell, OCCA (like oca-rina) is an open-source library which aims to

- Make it easy to program different types of devices (e.g. CPU, GPU, FPGA)
- Provide a unified API for interacting with backend device APIs (e.g. OpenMP, CUDA, OpenCL)
- Use just-in-time compilation to build backend kernels
- Provide a kernel language, a minor extension to C, to abstract programming for each backend

Quick Navigation

GPU: Marmite® of the HPC world



People love or hate GPUs & the source is messy

Open Concurrent Compute Abstraction (OCCA)

Goals:


- Portability.
- Native code performance.
- Insulate simulation codes from HPC churn.
- Reduce the Marmite-ness of GPUs.

Design Principles:

- Simplicity.
- Unified interface.
- Limited dependencies.
- Explicit offload compute model.
- Kernel language: lightly annotated C.

Codes Exploring OCCA:

• libParanumal, ESDGSEM, NUMA, GNuMe, Nek5K*, libCEED, MFEM, laghos...



What does OCCA not do?

Open Concurrent Compute Architecture, no magic unicorns.

Auto-parallelize:

Some programmer intervention is required to identify parallel for loops.

Auto-optimize:

• Programmer knowledge of architecture is still invaluable.

Auto-layout:

The programmer needs to decide how data is arranged in memory.

Auto-distribute:

- You can use MPI+OCCA but you have to write the MPI code.
- We considered M-OCCA but it devolves quickly into a PGAS.

Low-level code:

We do not circumvent the vendor compilers.

OCCA: give it a spin & live demo

Building the OCCA library:

```
git clone https://github.com/libocca/occa -b 0.2
cd occa
export OCCA_DIR=`pwd`
export LD_LIBRARY_PATH=$LD_LIBRARY_PATH:$0CCA_DIR/lib
make -j
```

Building example:

```
cd examples/addVector/cpp
make
./main
```

Try changing the threading model to OpenCL, CUDA, or OpenMP:

```
emacs main.cpp
```

DSL

Sompiler

Portability: approaches of use

Numerous approaches to portability

API	Туре	Front-ends	Kernel	Back-ends
Kokkos	ND arrays	C++	Custom	CUDA, OpenMP, & ROCm
VexCL	Vector class	C++	-	CUDA & OpenCL
RAJA	Library	C++	C++ Lambdas	CUDA, OpenMP, TBB std::thread, ROCm
OCCA	API, Source-to- source, Kernel Languages	C,C++	OpenCL, CUDA,& custom unified kernel language	CUDA, OpenCL, Threads,OpenMP, HIP (ROCm)
CU2CL *	Source-to- source	Арр	CUDA	OpenCL
Insieme	Source-to- source compiler	С	OpenMP,Cilk, MPI, OpenCL	OpenCL,MPI, Insieme IR runtime
Trellis	Directives	C/C++	#pragma trellis	OpenMP, OpenACC, CUDA
OmpSs	Directives + kernels	C,C++	Hybrid OpenMP, OpenCL, CUDA	OpenMP, OpenCL, CUDA
Ocelot	PTX Translator	CUDA	CUDA	OpenCL

Description

- Minimal extensions to C, familiar for regular programmers
- Explicit loops expose parallelism for modern multicore CPUs and accelerators
- Parallel loops are explicit through the fourth for-loop inner and outer labels

```
kernel void kernelName(...){
  for(int groupZ = 0; groupZ < zGroups; ++groupZ; outer2){</pre>
    for(int groupY = 0; groupY < yGroups; ++groupY; outer1){</pre>
                                                                       // Work-group implicit loops
      for(int groupX = 0; groupX < xGroups; ++groupX; outer0){</pre>
         for(int itemZ = 0; itemZ < zItems; ++itemZ; inner2){</pre>
           for(int itemY = 0; itemY < yItems; ++itemY; inner1){</pre>
             for(int itemX = 0; itemX < xItems; ++itemX; inner0){ // Work-item implicit loops</pre>
             // GPU Kernel Scope
         }}}
  }}}
                         🕪 NVIDIA
                          CUDA.
                                 dim3 blockDim(xGroups, yGroups, zGroups);
                                 dim3 threadDim(xItems, yItems, zItems);
                                 kernelName<<< blockDim , threadDim >>>(...);
```

Outer-loops

- Outer-loops are synonymous with CUDA and OpenCL kernels
- Extension: allow for multiple outer-loops per kernel

```
kernel void kernelName(...){
...

for(int groupZ = 0; groupZ < zGroups; ++groupZ; outer2){
   for(int groupY = 0; groupY < yGroups; ++groupY; outer1){
     for(int groupX = 0; groupX < xGroups; ++groupX; outer0){
   for(outer){
     for(fon(i)){ itemZ = 0; itemZ < zItems; ++itemZ; inner2){
     }
     for(int itemY = 0; itemY < yItems; ++itemY; inner1){
     }
   for(int itemX = 0; itemX < xItems; ++itemX; inner0){
        // GPU Kernel Scope
     }
}}
...
}</pre>
```

Outer-loops

- Outer-loops are synonymous with CUDA and OpenCL kernels
- Extension: allow for multiple outer-loops per kernel

```
kernel void kernelName(...){
  for(outer){
    for(outer){
    for(inner){
    }
}

for(outer){
    for(inner){
    }
}
```

Outer-loops

- Outer-loops are synonymous with CUDA and OpenCL kernels
- Extension: allow for multiple outer-loops per kernel

```
kernel void kernelName(...){
kernelvame(...){
  else{
  fof6Pytetel) {
  for(outer){
 white(inper){
    for(outer){
      for(inner){
}
```

Shared memory

```
for(int groupX = 0; groupX < xGroups; ++groupX; outer0){    // Work-group implicit loops
    shared int sharedVar[16];

for(int itemX = 0; itemX < 16; ++ itemX; inner0){    // Work-item implicit loops
    sharedVar[itemX] = itemX;
}

// Auto-insert [barrier(localMemFence);]

for(int itemX = 0; itemX < 16; ++ itemX; inner0){    // Work-item implicit loops
    int i = (sharedVar[itemX] + sharedVar[(itemX + 1) % 16]);
}</pre>
OKL
```

Exclusive memory

OCCA: OKL kernel language

Shared memory

Exclusive memory (similar to threadPrivate)


```
for int groupX = 0; groupX < xGroups; ++groupX; outer0){    // Work-group implicit loops
exclusiveVar = 0
clusive int exclusiveVar, exclusiveArray[10];
exclusiveVar = 1
exclusiveVar = 2 or(int itemX = 0; itemX < 16; ++ itemX; inner0){    // Work-item implicit loops
    exclusiveVar = itemX;    // Pre-fetch
    .
    .
    // Auto-insert [barrier(localMemFence);]

for(int itemX = 0; itemX < 16; ++ itemX; inner0){    // Work-item implicit loops
    int i = exclusiveVar;    // Use pre-fetched data
    }
}</pre>
```

OpenCL/CUDA to OCCA IR

Description

- Parser can translate OpenCL/CUDA kernels to OCCA IR*
- Although OCCA IR was derived from the GPU model, there are complexities



OCCA: example adding two vectors

```
#include <iostream>
#include "occa.hpp"
int main(int argc, char **argv){
 float *a = new float[N];
 float *b = new float[N];
 float *ab = new float[N];
 for(int i = 0; i < N; ++i){
   a[i] = i;
   b[i] = 1 - i;
    ab[i] = 0;
 occa::device device;
 occa::kernel addVectors;
 occa::memory o a, o b, o ab;
 device.setup("mode = OpenCL , platformID = 0, deviceID = 0");
 o a = device.malloc(N*sizeof(float));
 o b = device.malloc(N*sizeof(float));
 o ab = device.malloc(N*sizeof(float));
  o_a.copyFrom(a);
  o b.copyFrom(b);
  addVectors = device.buildKernelFromSource("addVectors.okl", "addVectors");
  addVectors(N, o a, o b, o ab);
 o ab.copyTo(ab);
  for(int i = 0; i < 5; ++i)
   std::cout << i << ": " << ab[i] << '\n';
```

OCCA: example adding two vectors

```
#include <iostream>
#include "occa.hpp"
                             kernel void addVectors(const int entries,
                                                    const float * a,
int main(int argc, char **
                                                    const float * b,
        N = 50;
                                                          float * ab){
 float *a = new float[N]
                               for(int b=0;b<entries;b+=10;outer0){</pre>
  float *b = new float[N]
                                for(int n=b;n<b+10;++n;inner0){</pre>
  float *ab = new float[N]
                                 if(n < entries)</pre>
 for(int i = 0; i < N; ++
                                     ab[n] = a[n] + b[n];
    a[i] = i;
    b[i] = 1 - i;
    ab[i] = 0;
  occa::device device;
  occa::kernel addVectors;
  occa::memory o_a, o_b, o_a,
 device.setup("OpenCL", 0, 0) // (Platform, Device) = (0, 0)
  o a = device.malloc(N*sizeof(float));
  o b = device.malloc(N*sizeof(float));
  o ab = device.malloc(N*sizeof(float));
  o a.copyFrom(a);
  o b.copyFrom(b);
  addVectors = device.buildKernelFromSource "addVectors.okl", 'addVectors');
  addVectors(N, o a, o b, o ab);
  o ab.copyTo(ab);
 for(int i = 0; i < 5; ++i)
    std::cout << i << ": " << ab[i] << '\n';
```

```
entries = 5;
                                               a = ones(entries, 1);
                                                 = ones(entries, 1);
                                               ab = zeros(entries, 1);
                                from ctypes
                                import occa
#include "stdlib.h"
                                               device = occa.device('OpenCL', 0, 0);
#include
                                entries = 5
          require( bytestri
                                               o a = device.malloc(a , 'single');
#include
                                               o b = device.malloc(b , 'single');
                               a = [i
          entries = 5
                                               o_ab = device.malloc(ab, 'single');
int main(
                               b = [1 - i]
 int i;
                                ab = [0]
          device = occa.dev
                                                addVectors = device.buildKernelFromSource('addVectors.occa', ...
 float *
                                                                                              'addVectors');
 float :
                               device = occ
          # Dynamic range?
 float '
          a = Float32[1 -
                                               dims = 1;
                               o a = devic
 for(i =
          b = Float32[i
                               o b = devic
                                                itemsPerGroup = 2;
   a[i]
          ab = Float32[0]
                               o ab = devic
                                               groups = (entries + itemsPerGroup - 1)/itemsPerGroup;
   b[i]
   ab[i]
          o a = occa.mallo
                                               addVectors.setWorkingDims(dims, itemsPerGroup, groups);
                               addVectors =
          o b = occa.mallo
 occaDev
          o ab = occa.mallo
                                                addVectors(occa.type(entries, 'int32'), ...
 occaKer
 occaMen
                                                           o a, o b, o ab);
                               dims = 1
          addVectors = occa
                               itemsPerGrou
 device
                                groups = (en
                                               ab = o ab(:);
 o_a =
 o b =
                                               ab
                                addVectors.s
 oab =
          dims = 1;
          itemsPerGroup = 2
 addVect
                               addVectors([c int(entries),
          groups = (entries
                                             o a, o b, o ab])
          occa.setWorkingDi
                               o_ab.copyTo(ab, c_float)
 int dim
 occaDim
                               print ab
 itemsPe
          occa.runKernel(ad
 groups.
 occaKerı
                           o a, o b, o ab)
          occa.memcpy(ab, o ab)
 occaCopy
 occaCop
          println(ab)
 occaKern
 occaCopyMemToPtr(ab, o ab, occaAutoSize, occaNoOffset);
 for(i = 0; i < 5; ++i)
   printf("%d = %f\n", i, ab[i]);
```

OCCA: comparing Jacobi kernels


Simple Poisson example: comparison of serial v. CUDA v. OpenCL v. OCCA kernels

```
Serial kernel:
                                                    CUDA kernel:
                                                                                                              OpenCL kernel:
                                                     _global__ void jacobi(const int N,
                                                                                                               _kernel void jacobi(const int N,
void jacobi(const int N,
                                                                            const datafloat *rhs,
            const datafloat *rhs,
                                                                                                                                    __global const datafloat
                                                                                                                                   __global const datafloat
            const datafloat *u,
                                                                            const datafloat *u,
            datafloat *newu){
                                                                            datafloat *newu){
                                                                                                                                   global datafloat *newu
 for(int i=0;i<N;++i){</pre>
                                                      // Get thread indices
                                                                                                                // Get thread indices
    for(int j=0;j<N;++j){</pre>
                                                      const int i = blockIdx.x*blockDim.x + threadIdx.x;
                                                                                                                const int i = get_global_id(0);
                                                                                                                const int i = get global id(1):
                                                      const int i = blockIdx.y*blockDim.v + threadIdx.v:
                                                                                  OKL kernel:
                                                                                                                                                 x(N+2) grid
           occaKernel void jacobi(occaKernelInfoArg,
                                                                                  kernel void jacobi(const int N,
                                   const int occaVariable N,
                                                                             |1)*(|
                                                                                                      const datafloat *rhs,
                                                                                                                                                  + (i + 1);
      newu
                                  occaPointer const datafloat *rhs,
                                                                                                      const datafloat *u,
                                   occaPointer const datafloat *u,
                                                                                                      datafloat *newu){
                                                                             s[id
                                   occaPointer datafloat *newu){
                                                                             u[id
                                                                             u[id
                                                                                     for(int start1=0; start1<N; start1+=BY; outer1){</pre>
                                                                                                                                                 2)]
                                                                             u[id
                                                                                       for(int start0=0; start0<N; start0+=BX; outer0){</pre>
             occaOuterFor1{
               occaOuterFor0{
                                                                             u[id
                                                                                         for(int j=start1; j<start1+BY; ++j; inner1){</pre>
                                                                                           for(int i=start0; i<start0+BX; ++i; inner0){</pre>
                 occaInnerFor1{
                    occaInnerFor0{
                                                                                             if((i < N) \&\& (j < N)){
                     // Get thread indices
                     const int i = occaGlobalId0;
                                                                                               // Get linear index into (N+2)x(N+2) grid
                     const int j = occaGlobalId1;
                                                                                               const int id = (j + 1)*(N + 2) + (i + 1);
                     if((i < N) \&\& (j < N)){
                                                                                               newu[id] = 0.25f*(rhs[id])
                                                                                                                 + u[id - (N+2)]
                                                                                                                 + u[id + (N+2)]
                       // Get linear index into (N+2)x(N+2) grid
                                                                                                                 + u[id - 1]
                       const int id = (j + 1)*(N + 2) + (i + 1);
                                                                                                                 + u[id + 1]);
                       newu[id] = 0.25f*(rhs[id])
                                          + u[id - (N+2)]
                                          + u[id + (N+2)]
                                          + u[id - 1]
                                          + u[id + 1]);
             }}}}
```

Online Compilation

Source-to-Source Compilation


Extended C and Fortran to expose parallelism, making use of the OCCA



Behind the Scenes: caching and hashing

Source-to-Source Compilation

Extended C and Fortran to expose parallelism & make use of OCCA IR




```
#define N 10
int i = N;
```

int i = 10;

#1 1a511

Source-to-Source Compilation


Extended C and Fortran to expose parallelism & make use of OCCA IR



```
#define N 10
int i = N;
```

Source-to-Source Compilation


Extended C and Fortran to expose parallelism & make use of OCCA IR




#1 1a311

Source-to-Source Compilation

Extended C and Fortran to expose parallelism & make use of OCCA IR







#111a311

Source-to-Source Compilation

Extended C and Fortran to expose parallelism & make use of OCCA IR






#1 1a311


Source-to-Source Compilation

Extended C and Fortran to expose parallelism & make use of OCCA IR



Hands On #3: OCCA flow simulation

In this exercise you will create a flow simulation



OCCA Flow Simulation: instructions

#1. build the OCCA library:

login node: clone the OCCA repo git clone https://github.com/libocca/occa -b 0.2

compute node: cd to the OCCA directory cd occa # build OCCA make -j

add OCCA_DIR to env and add dynamic library path export OCCA_DIR=`pwd` export LD LIBRARY PATH=\$LD LIBRARY PATH:\$OCCA DIR/lib


#2. build the OCCA LBM code:

login node: clone the ATPESC18 repogit clone https://github.com/tcew/ATPESC18

compute node: cd to the lbm directory cd ATPESC18/handsOn/lbm

build OCCA lbm solver make -f makefile.occa

#3. login node: save png image with white background to the lbm directory:




#4. run the lbm code with your png image # (using 400 as a flow volume threshold)

./occaLBM yourlmageName.png 400

OCCA Flow Simulation: background

The image pixels become flow nodes in a lattice: the Lattice Boltzmann Method tracks the density of 9 species of colliding particles constrained to move on the lattice




OCCA Flow Simulation: instructions

#5. the lbm code generates bah#####.png image files:

To make a movie:

ffmpeg -r 24 -i bah%06d.png -b:v 16384k -vf scale=1024:-1 foo.mp4

#6. transfer foo.mp4 to your laptop via globus and open with movie player:




OCCA Flow: changing thread model

The lbm code is set up to use CUDA by default.


```
#7. Find out what compute modes are available:
$OCCA_DIR/bin/occainfo
#8. change OCCA device setup in main to change the thread model:
 occa::device device;
 // device.setup("mode=OpenCL, deviceID=1, platformID=0");
 device.setup("mode=CUDA, deviceID=0");
 // device.setup("mode=OpenMP");
#9. re-make the executable:
make -f makefile.occa
#10. rerun
./occaLBM yourlmageName.png 400
# Do you notice a speed change?
#11. try installing and running on your laptop - this might be tricky.
```


High-order finite difference for Reverse Time Migration (imaging algorithm)



163

Discontinuous Galerkin for RTM





164


Lattice Boltzmann Method in Core Sample Analysis

Comparison across platforms (Normalized with original code)

	API Mode	Device	Model	Wall Clock	BW (GB/s)	Speedup
	Ref dense code [-O3 in gcc 4.8]	CPU 1-core	Intel i7-5960X	1290	_	x 1
OCCA	OpenMP	CPU	Intel i7-5960X	11.12	22	x 116
	OpenCL: Intel	CPU	Intel i7-5960X	11.18	22	x 115
	OpenCL: AMD	GPU	AMD 7990	1.39	176	x 928
	OpenCL: NVIDIA	GPU	GTX 980	1.25	196	x 1032
	CUDA: NVIDIA	GPU	GTX 980	1.20	205	x 1075


Comparison across platforms (Normalized with OCCA::OpenMP)

	API Mode	Device	Model	Wall Clock	BW (GB/s)	Speedup
OCCA	OpenMP	CPU	Intel i7-5960X	11.12	22	x 1.0
	OpenCL: Intel	CPU	Intel i7-5960X	11.18	22	x 1.0
	OpenCL: AMD	GPU	AMD 7990	1.39	176	x 8.0
	OpenCL: NVIDIA	GPU	GTX 980	1.25	196	x 8.9
	CUDA: NVIDIA	GPU	GTX 980	1.20	205	x 9.3




Applications


Discontinuous Galerkin for shallow water equations




Polynomial Order	Compute-Time vs Real-Time
1	x650
2	x208
3	x95
4	x47



Algebraic multigrid for elliptic problems




Monte Carlo for neutronics
Collaborations with Argonne National Lab



OpenMP : Intel Xeon CPU E5-2650

OpenCL/CUDA: NVIDIA Tesla K20c


Three of our ported Rodinia benchmarks, based on the "11 Dwarves"



OpenMP : Intel Xeon CPU E5-2650

OpenCL/CUDA: NVIDIA Tesla K20c

Cloud GPUs: proceed with caution...



Concurrent Cloud Computing: installing occaBench for V100

February 6, 2018 | Tim Warburton

Overview: This week we have been experimenting with instances on <u>Amazon AWS</u> and <u>Paperspace</u> that come equipped with <u>NVIDIA V100</u> GPUs. These GPUs are hot properties and not widely available, so we had to request special access to V100 equipped instances on both systems. Both AWS and Paperspace responded quickly to our requests. The Paperspace support team was also incredibly responsive, patient, and helpful getting through some minor technical issues.

Note: this article is not an endorsement of these companies or their products, we are just providing an insight into our experience getting started on their systems. Your mileage may vary. In our experience both systems were very similar once the instances were provisioned.

Configuration: On AWS we set up a p3.2xlarge instance and on Paperspace we set up a V100 machine. In both cases we chose Ubuntu 16.04, for no other reason than familiarity with Ubuntu/Linux.

Our Recent Posts



libParanumal: Galerkin-Boltzmann 3D flow simulation July 5, 2018



libParanumal: Galerkin-Boltzmann flow simulation June 28, 2018



Undergraduate Summer Researchers Join the Paranumal Team



tim.warburton@vt.edu

